OpenCL Design Flows for Intel and Xilinx FPGAs
Common Optimization Strategies, Design Patterns and Vendor-specific Differences

Tobias Kenter
Paderborn Center for Parallel Computing & Department of Computer Science
Paderborn University, Germany

DATE, Monday Tutorials – 25 March 2019 – Florence, Italy
Part 1
Common Design Patterns
Key Differences
Introduction
• Our mission at PC²

Promote and Establish FPGAs as accelerators in HPC

• Objectives for applications and libraries

Achieve Throughput Close to Architectural Limits

Use OpenCL as Performance Portable FPGA Design Tool

• How far can those coexist?
Research interests / background
- application acceleration
- architecture exploration
- compilation tools
  - tool user: OpenCL, Maxeler
  - compiler extensions: LLVM, Clang

Experience with OpenCL FPGA tool chains since 2016
- FDTD stencil computations with Xilinx and Intel
- DG code with Intel
- matrix multiplication with Intel and Xilinx
- CNN, convolutions with Xilinx and Intel
- FFT with Intel
- image processing and generalization with Xilinx
- elliptic curve method with Xilinx
- external channel communication with Intel
• Currently more focus on Intel tools due to our hardware setup
• Xilinx SDAccel has an extensive GUI that I mostly ignore here
  – makefile + command line flow to quickly switch targets
• Overview FPGAs and Goals
• OpenCL Overview

• Example 1: Vector Scale
  – compilation
  – reports
  – performance analysis

• Vector Scale Variations
  – automatic unrolling

• Example 2: SAXPY
  – blockwise design pattern

• Outer Loop Pipelining
• Streaming Kernels
Overview: FPGAs and Goals
• Field-programmable Gate Array
  
  – Gates
    ▪ fundamental building blocks are logic gates
      ▪ in all current FPGAs: LUTs (Lookup Tables)
        ▪ truth table stored in SRAM

  – Array
    ▪ many gates (LUTs) in a regular 2D structure

  – Field-programmable
    ▪ configuration can be changed “in the field”, many times
      ▪ in practice: currently takes up to few 100 ms
      ▪ faster alternatives possible

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>out</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Configuration memory: $2^N$ bits
Typical input sizes N: 5-8
FPGA – Basic Structures

- LUT (Look-Up Table)
- FF (Flip-Flop)
- DSP (Digital Signal Processor)
- RAM (Random Access Memory)

Configuration bits define functionality. No sequence of instructions.

- Millions
- Thousands
- Thousands

Input/output block, pad, high-speed serial transceivers, pad.
FPGA – Configuration and Application Domains

• configuration
  – all FPGAs components are programmable (logic cell, DSP, IO-block functions, routing, …)
  – configuration data (bitstream) is stored in SRAM cells
  – bitstream loaded from non-volatile memory at boot time
  – some devices can be re-configured at runtime

• application domains
  – glue logic
  – rapid prototyping, emulation
  – embedded systems
    ▪ configurable system-on-chip
    ▪ ASIC replacement
  – reconfigurable computing
    ▪ computing without CPUs
    ▪ combine processor-like programmability with ASIC-like performance
    ▪ recent hot topic: CNNs with customized precision
Example: Intel Stratix 10 GX2800 FPGA

- > 900000 configurable logic blocks
  - up to 4 Boolean functions of 8 inputs
- 5760 hardened arithmetic units (DSP)
  - fixed point and IEEE 754 SP floating-point
- 11721 independent SRAM blocks
  - width/depth/ports highly configurable
- integrated DDR4 memory controllers
- up to 96 serial transceivers, up to 28.3 Gbps
- typically about 300-600MHz
- power consumption 50-225W

100 TERRA-OPS
10 single-precision TFLOPS
20 TB/s internal SRAM bandwidth (full duplex)
300 TB/s communication bandwidth (full duplex)
up to 80 GFLOPS/W
Hardware design is traditionally done by modeling the system in a hardware description language (e.g. VHDL or Verilog).

An FPGA synthesis tool (compiler) generates an netlist of basic logic elements,

which is then translated (mapped) to components available on the FPGA,

which are placed on the chip,

and the connecting signals are routed through the interconnection network.

The resulting configuration data (bitstream) for programming the FPGA is created.
process(clk, reset)
begin
  if reset = '1' then
    output <= '0';
  elsif clk'event AND clk = '1' then
    output <= a XOR b;
  end if;
end process;
Technology Mapping

HDL → Synthesize → Netlist → Map → Place → Route → Bitstream

xor

Register

a
b
clk
reset
d
q
output

FF
MUXFX

FXINA
FXINB
MUXFX

D
Q
FF/LAT
CE
CLK
SR
REV

output

15
Place & Route

HDL

Synthesize

Netlist

Map

Place

Route

Bitstream
Modern FPGA Development

```c
for (int i = 0; i < SIZE; i++){
    c[i] = a[i] * b[i];
}
```
Execution on CPU vs on FPGA

**Execution on CPU**
- Series of instructions

```c
for (int i = 0; i < SIZE; i++){
    c[i] = a[i] * b[i];
}
```

**Execution on FPGA**
- Spatial data path + control

```plaintext
loop:
    ld %a $a(\%i)
    ld %b $b(\%i)
    %c = %a * %b
    st $c(\%i) %c
    %i = %i + 1
    branch i<SIZE: loop
```
• Use functional units every cycle
• Initiation interval II
  – describes pipeline fill rate

Pipelining

$\text{ld } a(i) \quad \text{ld } b(i) \quad \text{st } c(i) \quad i = i + 1 \quad i < \text{SIZE}$

$%a \times %b$

$t$  

$II = 1$  

enable
High Level Design Goals

use (expensive) arithmetic units (almost) every cycle

have scaling designs up to resource or bandwidth limits

- This loop may use
  - 2 memory blocks for inputs
  - 1 DSP for multiplication
  - 1 memory block for output
  - 280 logic cells for counter and control

- Could create 3907 instances of this block
  - critical resource: 11721 memory blocks / 3
- or 3906 different blocks of this size
- or …
OpenCL Overview
• Host API and kernel language

• OpenCL platform model

• FPGA platforms
  – OpenCL 1.0 standard + selected features

https://www.khronos.org/registry/OpenCL/
• Detect a platform (= runtime library, driver here)
• Detect devices
• Allocate devices (= create context)

• Create and build program (= on FPGA platforms = load and configure bitstreams)
• Create kernel objects
• Create command queues

• Allocate device memory
• Transfer data
• Setup kernel arguments
• Call kernels
• Synchronize
• Specify accelerator functionality in C syntax

• Special language features
  – function qualifier (__kernel)
  – vector data types and operations
  – address space qualifiers

• NDRangeKernel concept
  – express data parallel execution of work items and work groups
  – get_global_id
  – get_local_id
  – supported in FPGA platforms, but often not the most efficient method
Used Intel OpenCL Platform

- Intel FPGA SDK for OpenCL 18.1.1
  - Release Notes
  - Getting Started Guide
  - Programming Guide
  - Best Practices Guide
  - ...
  - Download the version specific PDFs!

- Target board: Bittware 520N
- Target FPGA: Intel Stratix 10 GX 2800
  - 933120 ALMs
  - 11721 M20k memory blocks (20kb each)
  - 5760 DSP blocks, 1x 32 bit IEEE 754 SP floating-point or 2x 18x19 multipliers
Xilinx SDx 2018.3 SDAccel
https://www.xilinx.com/products/design-tools/software-zone/sdaccel.html#documentation
  - Release Notes, Installation, and Licensing Guide
  - Environment User Guide
  - SDAccel Environment Programmers Guide
  - SDAccel Environment Profiling and Optimization Guide
  - SDx Pragma Reference Guide
  - ...
  - Download the version specific PDFs!

Target board: Alpha Data ADM-PCIE-8k5
Target FPGA: Xilinx Kintex Ultrascale KU115-
  - 663360 CLB LUTs
  - 2160 BRAM blocks, 36kb each
  - 5520 DSP slices, 27x18 multipliers
• SDx combines GUI tool and command line compiler for
  – SoCs (Zynq) and **discrete target platforms (PCIe)**
    ▪ SoCs
      – enables shared memory and CPU-FPGA interactions beyond OpenCL platform model
      – uses SDSoC license
    ▪ discrete platforms
      – use BSP following OpenCL platform model
      – use SDAccel license
  – **OpenCL** and C/C++ kernel specification
    ▪ OpenCL
      – attributes can be used to guide high-level synthesis step
    ▪ C/C++
      – HLS pragmas are used to guide high-level synthesis step (more available)
      – fixed kernel interface for discrete target platforms

• **Scope in this talk: discrete target platforms with OpenCL**
• Overview FPGAs and Goals
• OpenCL Overview

• Example 1: Vector Scale
  – compilation
  – reports
  – performance analysis

• Vector Scale Variations
  – automatic unrolling

• Example 2: SAXPY
  – blockwise design pattern

• Outer Loop Pipelining
• Streaming Kernels
Example 1: vector scale
Vector Scale Single-Work Item Kernel

- Examples and essential reports of both tools available at
  https://github.com/kenter/OpenCL-FPGA-examples

```c
__kernel
void vscale(
  __global float16 *restrict x,
  __global float16 *restrict y,
  const float a,
  const int size16)
{
  vscale:
  for(int i=0; i<size16; i++){
    y[i] = x[i]*a;
  }
}
```
__kernel
void vscale(
__global float8 *restrict x,
__global float8 *restrict y,
const float a,
const int size8)
{
  vscale:
  for(int i=0; i<size8; i++){
    y[i] = x[i]*a;
  }
}
Compiling with Intel FPGA SDK for OpenCL

- aoc -rtl -report -v -board=p520_max_sg280l -fp-relaxed -fpc device/vscale1_vec.cl

```
[kenter@fe-1 examples]$ make reportIntel-vsclae1_vec
aoc -rtl -report -v -board=p520_max_sg280l -fp-relaxed -fpc device/vscale1_vec.cl
aoc: Environment checks are completed successfully.
aoc: Cashed files in /var/tmp/aocl/ may be used to reduce compilation time
aoc: Selected target board p520_max_sg280l
aoc: Running OpenCl parser....
aoc: OpenCL parser completed successfully.
aoc: Linking Object files....
aoc: Optimizing and doing static analysis of code...
aoc: Linking with IP library ...
Checking if memory usage is larger than 100%
```

---

The report below may be inaccurate. A more comprehensive
resource usage report can be found at vscale1_vec/reports/report.html

---

```
---
Estimated Resource Usage Summary
---

<table>
<thead>
<tr>
<th>Resource</th>
<th>Usage</th>
</tr>
</thead>
<tbody>
<tr>
<td>Logic utilization</td>
<td>69%</td>
</tr>
<tr>
<td>ALUTs</td>
<td>36%</td>
</tr>
<tr>
<td>Dedicated logic registers</td>
<td>36%</td>
</tr>
<tr>
<td>Memory blocks</td>
<td>32%</td>
</tr>
<tr>
<td>DSP blocks</td>
<td>29%</td>
</tr>
</tbody>
</table>
```

---

aoc: First stage compilation completed successfully
- reports/report.html
- Summary
  - 1 Single work-item kernel
  - high resource includes BSP
Loop analysis

Loops analysis

<table>
<thead>
<tr>
<th>Kernel: vscale (vscale1_vec.cl:4)</th>
<th>Pipelined</th>
<th>II</th>
<th>Bottleneck</th>
<th>Details</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Single work-item ex...</td>
</tr>
</tbody>
</table>

| vscale.B2 (vscale1_vec.cl:12) | Yes | ~1 | n/a | II is an approximation. |

Details

vscale.B2:
- Loop orchestration compiler optimization is enabled.
- II is an approximation due to the following stallable instructions:
  - Load Operation (vscale1_vec.cl: 13)
  - Store Operation (vscale1_vec.cl: 13)

II=3 in case of memory stall?
**System viewer**
- selecting the loop denoted as \texttt{vsacle.B2}

<table>
<thead>
<tr>
<th>Details</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>\texttt{vscale.B2:}</td>
<td></td>
</tr>
<tr>
<td>Latency</td>
<td>656</td>
</tr>
<tr>
<td>Iterations</td>
<td>1</td>
</tr>
<tr>
<td>Subloops</td>
<td>No</td>
</tr>
<tr>
<td>Pipelined</td>
<td>Yes</td>
</tr>
<tr>
<td>Fmax Bottlenecks</td>
<td>No</td>
</tr>
<tr>
<td>Loop Info</td>
<td></td>
</tr>
</tbody>
</table>
• Tooltip or details pane reveals more details on individual nodes

• deep pipeline with II = 1 and latency = 656
  – stallable by memory interface
• important: wide, burst-coalesced loads / stores
• 16 DSPs for 16 float multiplications
• Initiation Intervall II = 1
• Latency L = 656
• Iterations N
• Time in Cycles $C = N \times II + L$

<table>
<thead>
<tr>
<th>N</th>
<th>C</th>
<th>Efficiency</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>666</td>
<td>1.5%</td>
</tr>
<tr>
<td>100</td>
<td>756</td>
<td>13.2%</td>
</tr>
<tr>
<td>1000</td>
<td>1656</td>
<td>60.4%</td>
</tr>
<tr>
<td>10000</td>
<td>10656</td>
<td>93.8%</td>
</tr>
<tr>
<td>100000</td>
<td>100656</td>
<td>99.3%</td>
</tr>
</tbody>
</table>

use (expensive) arithmetic units (almost) every cycle

have scaling designs up to resource or bandwidth limits
<table>
<thead>
<tr>
<th>Design Review (2)</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th><strong>use (expensive) arithmetic units (almost) every cycle</strong></th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th><strong>have scaling designs up to resource or bandwidth limits</strong></th>
</tr>
</thead>
</table>

- **Read and write 16 floats (32 bit) per cycle**
  - 2 x 512 bit = 2 x 64 byte per cycle

- **Peak bandwidth of board**
  - 4 x (64+8) bit x 2400 MHz (physical interface)
  - 4 x 512 bit x 300 MHz (OpenCL interface)
  - can unroll 2x more or have 2 compute units

- **Kernel can run at > 300 MHz (350-400 MHz for this type of simple kernel)**
  - 2x unrolled version mildly bandwidth limited

- **Main problem: low arithmetic intensity**
  - only 16 of 5760 DSPs used – 0.28% utilization – 0.55% with another 2x unrolling
Compiling with Xilinx SDx (SDAccel)

• `xocc -g -R 2 -s --platform=alpha-data_adm-pcie-8k5_dynamic_5_0 --memory_port_data_width all:512 -c device/vscale1_vec.cl -o vscale1_vec.xo`

```
[kenter@fe-1 examples]$ make reportxilinx-vscale1_vec
make: aocl: Command not found
make: aocl: Command not found
xocc -g -R 2 -s --platform=alpha-data_adm-pcie-8k5_dynamic_5_0 --memory_port_data_width all:512 -c device/vscale1_vec.cl -o vscale1_vec.xo

****** xocc v2018.3 (64-bit) ******
*** SW Build 2485991 on Thu Dec 6 23:36:41 MST 2018  **
** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
INFO: [XOCC 60-1306] Additional information associated with this xocc compile can be found at:
  Reports: /upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/2019-date-tutorial/examples/_x/reports/vscale1_vec
  Log files: /upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/2019-date-tutorial/examples/_x/logs/vscale1_vec
INFO: [XOCC 60-585] Compiling for hardware target
Running SDx Rule Check Server on port:36586
INFO: [XOCC 60-895] Target platform: /opt/Xilinx/SDx/2018.3/platforms/alpha-data_adm-pcie-8k5_dynamic_5_0/alpha-data_adm-pcie-8k5_dynamic_5_0.xpfm
INFO: [XOCC 60-423] Target device: alpha-data_adm-pcie-8k5_dynamic_5_0
INFO: [XOCC 60-247] Creating kernel: 'vscale'

===>The following messages were generated while performing high-level synthesis for kernel: vscale Log file: /upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/2019-date-tutorial/examples/_x/vscale1_vec/vscale/log/vivado_hls.log :
INFO: [XOCC 204-6] Pipelining loop 'vscale'.
INFO: [XOCC 204-6] Pipelining result: Target II = 1, Final II = 1, Depth = 10.
INFO: [XOCC 60-585] Finished kernel compilation.
INFO: [XOCC 60-244] Generating system estimate report...
INFO: [XOCC 60-1092] Generated system estimate report: /upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/2019-date-tutorial/examples/_x/reports/vscale1_vec/system_estimate_vscale1_vec.txt
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 48s
```

40
• Vivado HLS log

38 INFO: [HLS 214–115] Burst read of variable length and width 512 has been inferred on 'gmem' (/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/2019-date-tutorial/examples/device/vscale1_vec.cl:12:5)

39 INFO: [HLS 214–115] Burst write of variable length and width 512 has been inferred on 'gmem' (/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/2019-date-tutorial/examples/device/vscale1_vec.cl:12:5)

• Similar 512 bit burst loads / stores

53 INFO: [HLS 200–10] ————————————————————————————————————

54 INFO: [SCHED 204–11] Starting scheduling ...

55 INFO: [SCHED 204–61] Pipelining loop 'vscale'.

56 INFO: [SCHED 204–61] Pipelining result: Target II = 1, Final II = 1, Depth = 10.

• II = 1

• Depth = 10 vs. Latency = 656 in Intel Design
  • different terminology, different treatment of off-chip memory latency
  • latency is still there (will see in next example) – estimate of loop efficiency harder
• System estimate

<table>
<thead>
<tr>
<th>Area Information</th>
<th>Compute Unit</th>
<th>Kernel Name</th>
<th>Module Name</th>
<th>FF</th>
<th>LUT</th>
<th>DSP</th>
<th>BRAM</th>
</tr>
</thead>
<tbody>
<tr>
<td>vscale</td>
<td>vscale</td>
<td>vscale</td>
<td></td>
<td>6213</td>
<td>4806</td>
<td>48</td>
<td>30</td>
</tr>
</tbody>
</table>

• 3 DSPs (+ some logic) per MUL
  - need to combine 27x18 multipliers
  - Vivado HLS provides some control over balance between DSPs and logic
  - SDx with OpenCL inputs not directly
  - short multiplications can be done with single DSP

```bash
oxcc -g -R 2 -s --platform=alpha-dataadm-pcie-8k5_dynamic_5_0 -m memory_port_data_width(all:256) -c device/vscale5_short.cl -o vscale5_short.xo
```

<table>
<thead>
<tr>
<th>Area Information</th>
<th>Compute Unit</th>
<th>Kernel Name</th>
<th>Module Name</th>
<th>FF</th>
<th>LUT</th>
<th>DSP</th>
<th>BRAM</th>
</tr>
</thead>
<tbody>
<tr>
<td>vscale_1</td>
<td>vscale</td>
<td>vscale</td>
<td></td>
<td>1982</td>
<td>2273</td>
<td>16</td>
<td>16</td>
</tr>
</tbody>
</table>
• 2 very similar designs
• Found pipelining in reports
• Found 512 bit wide burst-coalesced loads / stores in reports
• Found 16 parallel floating point MULs indirectly in resource estimate

use (expensive) arithmetic units (almost) every cycle ✓

have scaling designs up to resource or **bandwidth** limits ✓

• It’s much easier to reach bandwidth limits than compute resource limits
Vector Scale Variations
Vector Scale with Unrolling

```c
__kernel
void vscale(
__global float *restrict x,
__global float *restrict y,
const float a,
const int size)
{
    __attribute__((opencl_unroll_hint(16)))
    for (int i=0; i<size; i++){
        y[i] = x[i]*a;
    }
}
```

More typical alternative for Intel compiler
`#pragma unroll 16`

- **https://github.com/kenter/OpenCL-FPGA-examples** -> vscale2_u.cl
  - report files in reportIntel and reportXilinx
  - What has changed in contrast to vscale1_vec (throughput, resources, ...)?
• Same functionality, increased resources, predication for loop epilogue
• Unroll hint ignored
  – Xilinx compiler doesn’t generate automatic epilogues
  – no explicit message
  – area report reveals it

<table>
<thead>
<tr>
<th>Compute Unit</th>
<th>Kernel Name</th>
<th>Module Name</th>
<th>FF</th>
<th>LUT</th>
<th>DSP</th>
<th>BRAM</th>
</tr>
</thead>
<tbody>
<tr>
<td>vscale_1</td>
<td>vscale</td>
<td>vscale</td>
<td>3551</td>
<td>7082</td>
<td>3</td>
<td>32</td>
</tr>
</tbody>
</table>

- and pipelining result?

INFO: [XOCC 204-61] Pipelining loop 'Loop 1'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 150.

- memory interface width doesn’t fit

```
xocc -g -R 2 -s --platform=alpha-data_adm-pcie-8k5_dynamic_5_0 --memory_port_data_width all:32 -c device/vscale2_u.cl -o vscale
```

INFO: [XOCC 204-61] Pipelining loop 'Loop 1'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.

was 10 before!
• When code pattern doesn’t fit
  - Attributes and pragmas ignored by compilers

• When code pattern fits
  - Attributes and pragmas often not needed
    - `__attribute__((xcl_pipeline_loop(1)))`
    - `#pragma ii <desired_initiation_interval>`

• Xilinx compiler doesn’t generate automatic epilogues
__kernel
void vscale(
__global float *restrict x,
__global float *restrict y,
const float a,
const int size)
{
    // attention, functionality only
    // identical if size is multiple of 16
    const int size16 = size / 16;
    __attribute__((opencl_unroll_hint(16)))
    for(int i=0; i<size16*16; i++){
        y[i] = x[i]*a;
    }
}
__kernel
void vscale(
__global float *restrict x,
__global float *restrict y,
const float a,
const int size)
{
    const int size16 = size / 16;
    __attribute__(((opencl_unroll_hint(16))))
    for(int i=0; i<size16*16; i++){
        y[i] = x[i]*a;
    }
    const int rest = size - size16;
    for(int i=size16*16; i<size16*16+rest; i++){
        y[i] = x[i]*a;
    }
}
• Overview FPGAs and Goals
• OpenCL Overview

• Example 1: Vector Scale
  – compilation
  – reports
  – performance analysis

• Vector Scale Variations
  – automatic unrolling

• Example 2: SAXPY
  – blockwise design pattern

• Outer Loop Pipelining
• Streaming Kernels
Example 2: SAXPY
• Level 1 BLAS routine (single precision a times x plus y)

```c
__kernel
void SAXPY(
__global const float *restrict x,
__global float *restrict y,
const int a,
const int size)
{
    for (int i=0; i<size; i++)
        y[i] = a*x[i] + y[i];
}
```

Differences to previous example
• Uses y as input and output
• 2 loads + 1 store

• https://github.com/kenter/OpenCL-FPGA-examples -> SAXPY1.cl
  – report files in reportIntel and reportXilinx
  – How does pipelining work out here?
• Xilinx compiler generates at most 2 concurrent bursts
• More global memory access will compete for ‘gmem’ port of memory controller
Design Pattern: Blockwise Read-Modify-Write

• Data without address space qualifier goes to __local memory (on chip BRAM)

```c
#define BLOCK_SIZE 1024
__kernel
void SAXPY(
__global float *restrict x,
__global float *restrict y,
const int a,const int size)
{
    for (int i=0; i<size; i+=BLOCK_SIZE)
    {
        ...
    }
}
```

```c
{  
float local_x[BLOCK_SIZE];
float local_y[BLOCK_SIZE];
__attribute__((opencl_unroll_hint(16)))
for(int j=0; j<BLOCK_SIZE; j++){
    local_x[j] = x[i+j];
}
__attribute__((opencl_unroll_hint(16)))
for(int j=0; j<BLOCK_SIZE; j++){
    local_y[j] = y[i+j];
}
__attribute__((opencl_unroll_hint(16)))
for (int j=0; j<BLOCK_SIZE; j++){
    y[j] = a*local_x[j] + local_y[j];
}
} 
```
• Xilinx Pipelining

INFO: [XOCC 204-61] Pipelining loop 'Loop 1.1'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.2'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.3'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 21.

• 3 pipelined loops inside sequential outer loop
• Per outer loop iteration
  – Time in Cycles $C = \sum N \times II(Loop 1.1) + L(Loop 1.1) + \sum N \times II(Loop 1.2) + L(Loop 1.2) + \sum N \times II(Loop 1.3) + L(Loop 1.3)$
    $= 1024 + 3 + 1024 + 3 + 1024 + 21$
  – Asymptotically $N \times 3$
• Still much better than II 151 and no bursts
• No fixed ‘ports’ on global memory
• Can sustain multiple burst transfers concurrently
  – see later case study on efficiency
• Original SAXYP implementation efficiently pipelined
• In this example: blockwise design for portability
• General reasons for blockwise designs
  – data reuse within block
  – reordering / indirect / irregular data access
• Technically the outer loop is pipelined, check aocl-best-practices-guide for details
• Technically the outer loop is pipelined, check aocl-best-practices-guide for details

Consider the following code example:

```c
kernel void serially_execute (global int * restrict A,
                                 global int * restrict B,
                                 global int * restrict result,
                                 unsigned N) {

    int sum = 0;
    for (unsigned i = 0; i < N; i++) {
        int res;
        for (int j = 0; j < N; j++) {
            sum += A[i*N+j];
        }
        sum += B[i];
    }
    *result = sum;
}
```

In the example, the dependence in the outer loop resulted in the serial execution of the inner loop. The main difference in performance is the steady state II of outer loop = II of inner loop * (trip count of inner loop - 1) + latency. In this example, II of inner loop is 1 with latency of 4 and II of outer loop is 1 with latency of 7. If N is large, such as 400, when compared to latency, then serial execution has little impact from the outer loop II.
Intel SAXPY Blockwise: the (not so) Bad… Performance

- 3 pipelined loops inside serial execution outer loop
- Per outer loop iteration
  - Time in Cycles $C = \sum N \times II(Loop\ 1.1) + L(Loop\ 1.1) + \sum N \times II(Loop\ 1.2) + L(Loop\ 1.2) + \sum N \times II(Loop\ 1.3) + L(Loop\ 1.3)$
  - Asymptotically $N \times 3$
- Asymptotically same throughput as Xilinx design
• Additional memory resources are allocated for outer loop pipelining

![Intel SAXPY Blockwise: the (slightly) Ugly](image)

- minor overhead in this case
- can be modified
  - `#pragma max_concurrency 1`

• Requested size 4096 bytes, implemented size 16384 bytes, replicated 4 times total, stall-free, 1 read and 1 write.
  • 4 independent copies of this memory were created to enable simultaneous execution of 4 loop iterations defined at `(SAXPY_block.cl:12)`
  • You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details.
  • Private memory implemented in on-chip block RAM.
• Xilinx designs suffer from competition on ‘gmem’ ports
  – next slide: brief look at Intel LSUs
• Blockwise designs can involve overheads like 3 x
  – will introduce streaming kernels as broadly applicable pattern to overcome this
  – sometimes the solution is simpler
• Intel compiler replicates local memories for outer loop pipelining
  – will look at example without ‘serial execution’
• LSU: Load Store Unit
  – initiate burst transfer to local buffer
  – feed kernel with data from local buffer

• Linear buffer or cache
  – automatic decision, mostly works well

Cached

Burst-coalesced LSUs might sometimes include a cache. A cache is created when the memory access pattern is data-dependent or appears to be repetitive. The cache cannot be shared with other loads even if the loads want the same data. The cache is flushed on kernel start and consumes more hardware resources than an equivalent LSU without a cache. The cache can be disabled by simplifying the access pattern or marking the pointer as volatile.

```c
kernel void cached (global int * restrict in,
                    global int * restrict out) {
    int i = get_global_id(0);
    int idx = out[i];
    int cached_value = in[idx]; // Burst-coalesced cached LSU
    out[i] = cached_value;
}
```
Lessons from SAXPY

• Xilinx designs suffer from competition on ‘gmem’ ports
  - next slide: brief look at Intel LSUs ✓

• Blockwise designs can involve overheads like 3 x
  - will introduce streaming kernels as broadly applicable pattern to overcome this
  - sometimes the solution is simpler

• Intel compiler replicates local memories for outer loop pipelining
  - will look at example without ‘serial execution’
Outer Loop Pipelining
• **Review reason for serial execution**

<table>
<thead>
<tr>
<th>Kernel: SAXPY (SAXPY_block.cl:6)</th>
<th>Pipelined</th>
<th>II</th>
<th>Bottleneck</th>
<th>Details</th>
</tr>
</thead>
<tbody>
<tr>
<td>SAXPY.B2 (SAXPY_block.cl:12)</td>
<td>Yes</td>
<td>&gt;1</td>
<td>n/a</td>
<td>Serial exe: Memo...</td>
</tr>
<tr>
<td>16X Partially unrolled SAXPY.B4 (SAXPY_block.cl:16)</td>
<td>Yes</td>
<td>~1</td>
<td>n/a</td>
<td>II is an approxima...</td>
</tr>
<tr>
<td>16X Partially unrolled SAXPY.B6 (SAXPY_block.cl:20)</td>
<td>Yes</td>
<td>~1</td>
<td>n/a</td>
<td>II is an approxima...</td>
</tr>
<tr>
<td>16X Partially unrolled SAXPY.B8 (SAXPY_block.cl:24)</td>
<td>Yes</td>
<td>~1</td>
<td>n/a</td>
<td>II is an approxima...</td>
</tr>
</tbody>
</table>

```
float local_y[BLOCK_SIZE];
__attribute__((opencl_unroll_hint(16)))
for (int j=0; j<BLOCK_SIZE; j++){
    local_x[j] = x[i+j];
}
__attribute__((opencl_unroll_hint(16)))
for (int j=0; j<BLOCK_SIZE; j++){
    local_y[j] = y[i+j];
}
__attribute__((opencl_unroll_hint(16)))
for (int j=0; j<BLOCK_SIZE; j++){
    y[i+j] = a*local_x[j] + local_y[j];
}
```

**SAXPY.B2:**
- Iteration executed serially across SAXPY.B6, SAXPY.B8. Only a single loop iteration will execute inside this region due to memory dependency:
  - From: Load Operation *(SAXPY_block.cl: 21)*
  - To: Store Operation *(SAXPY_block.cl: 25)*
- See Best Practices Guide: Nested Loops for more information
Tell compiler that blocks are independent
  – #pragma ivdep
Execution flow with Outer Loop Pipelining
• Asymptotically all functional units filled in every cycle
• Pipeline takes long to fill
  – recap from earlier example
  – now similar efficiency considerations apply to inner and outer loops
  – e.g. N inner = N outer = 1000
    ▪ efficiency = 0.604 * 0.604 = 0.365 -> 36.5%
  – in practice, latency of outer loop is much higher!

### Outer Loop Pipelining Performance

<table>
<thead>
<tr>
<th>N</th>
<th>C</th>
<th>Efficiency</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>666</td>
<td>1.5%</td>
</tr>
<tr>
<td>100</td>
<td>756</td>
<td>13.2%</td>
</tr>
<tr>
<td>1000</td>
<td>1656</td>
<td>60.4%</td>
</tr>
<tr>
<td>10000</td>
<td>10656</td>
<td>93.8%</td>
</tr>
<tr>
<td>100000</td>
<td>100656</td>
<td>99.3%</td>
</tr>
</tbody>
</table>
Intel Outer Loop Pipelining Summary

• Very powerful tool
  – this example: constant and identical trip counts of inner loops
  – successfully tested: different trip counts of inner loops based on runtime arguments
  – works also for deeper nesting levels

• Memory replication can be very costly
  – resource balance: ~2 block RAMs for 1 DSP
  – replication can easily lead to 3-5 x more block RAM usage
• Can request pipelining in one outer loop (or function)
• __attribute__((xcl_dataflow))
• Generally: less flexible than Intel counterpart
• In this example: doesn’t overcome ‘gmem’ conflict
Task-level Parallelism

use (expensive) arithmetic units (almost) every cycle

have scaling designs up to resource or bandwidth limits

• Scaling option: add more different tasks
• Advantage: may lead to better balanced resource mix

• Key goals
  – execute tasks concurrently
  – forward reused data on chip from one task to the next
  – FPGA architecture: wires, FIFO buffers

• OpenCL 2.0 feature: pipe
OpenCL FPGA Tool Adaptions of Pipes

- **OpenCL 2.0 pipe**
  - dynamic allocation from host code
  - CPUs and GPUs don’t have kernel-to-kernel wires, use shared memory
  - default: non blocking (polling)
- **Intel FPGA adaptation**
  - introduce name channel
  - `#pragma OPENCL EXTENSION cl_intel_channels : enable`
  - require static instantiation in .cl file
  - allow `__attribute__((depth(N)))`
  - default: blocking
  - less efficient, more standard conform pipes available
- **Xilinx adaptation**
  - require static instantiation in .cl file
  - require `__attribute__((xcl_reqd_pipe_depth(N)))` N in [16,32,64,…32768]
  - add blocking mode (and recommend using it)
• Use blocking semantics by default

```c
#pragma OPENCL EXTENSION cl_intel_channels : enable

#if defined(__xilinux__)
  #define PIPE pipe
  #define PIPE_READ(name, val) read_pipe_block(name, &val)
  #define PIPE_WRITE(name, val) write_pipe_block(name, &val)
  #define LABEL(x) x:
#elif defined(INTEL_FPGA_CL)
  #define PIPE channel
  #define PIPE_READ(name, val) val = read_channel_intel(name)
  #define PIPE_WRITE(name, val) write_channel_intel(name, val)
  #define LABEL(x)
#endif
```
#include "macros.h"

**PIPE** float p_y
__attribute__((xcl_reqd_pipe_depth(32)));

__kernel
void readY(
__global float16 *restrict y,
const int size16
)
{
    for (int i=0; i<size16; i++)
    {
        float16 y_in = y[i];
        PIPE_WRITE(p_y, y_in);
    }
}

__kernel
void SAXPY(
__global const float16 *restrict x,
__global float16 *restrict y,
const int a,
const int size16
)
{
    for (int i=0; i<size16; i++)
    {
        float16 y_in;
        PIPE_READ(p_y, y_in);
        y[i] = a*x[i] + y_in;
    }
}
Xilinx (and Intel) design with 2 overlapping kernels with II = 1 loops

The following messages were generated while performing high-level synthesis for kernel: SAXPY Log file: /upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/2019-date-tutorial/examples/_x/SAXPY_streaming16/SAXPY/vivado_hls.log:
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 204-61] Pipelining loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X.1'.
INFO: [XOCC 204-61] Pipelining result: Target II = 1, Final II = 1, Depth = 21.

The following messages were generated while performing high-level synthesis for kernel: readY Log file: /upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/2019-date-tutorial/examples/_x/SAXPY_streaming16/readY/vivado_hls.log:
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 204-61] Pipelining loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X.1'.
INFO: [XOCC 204-61] Pipelining result: Target II = 1, Final II = 1, Depth = 3.
INFO: [XOCC 60-594] Finished kernel compilation
Pipes for task-level parallelism
Decoupling with pipes can also resolve other pipelining obstacles or kernel stalls
  - here: global memory interface restrictions for Xilinx

Note on resources
  - visible resource utilization low
  - but pipes need wires – can prohibit successful routing
    - rule of thumb 512 bit pipes (like memory interface) are fine
    - much wider pipes cause problems

Note on host code
  - OpenCL command queues are sequential by default
  - use multiple command queues for concurrent kernel execution
  - Xilinx only alternative: out-of-order command queue
Conclusion Part 1
• Overview FPGAs and Goals
• OpenCL Overview

• Example 1: Vector Scale
  – compilation
  – reports
  – performance analysis

• Vector Scale Variations
  – automatic unrolling

• Example 2: SAXPY
  – blockwise design pattern

• Outer Loop Pipelining
• Streaming Kernels
Concept Summary

• Covered concepts
  – Pipelining
  – Unrolling / Vectorization
  – Local Memory
  – Blockwise operations
  – Outer loop pipelining
  – Streaming

• Other important concepts
  – Local memory layout
  – Loop coalescing
  – Reductions
  – Shift Registers
  – Latency hiding
Intel and Xilinx OpenCL compilers have mostly improved over the last 3+ years
- Intel removed support for variadic macros

New FPGA architectures always pose challenges
- Xilinx introduction of super logic regions (SLRs) – seems well resolved now
- Xilinx introduction of UltraRAM – unknown status to me
- Intel Stratix 10 HyperFlex
  - higher clock frequencies partially realized already
  - tools have introduced much higher latencies
  - blocking channels discouraged
- next challenge for both: high bandwidth memory (HMB)
  - 32 x 512 bit memory interfaces?
Part 2
Vendor Matrix Multiplications
Complex Design Examples
Simple, yet Efficient Matrix Multiplication Designs with OpenCL
Vendor Example Resources

Intel FPGA
  - examples driven by application scenario, pragmatic combination of concepts
  - each example optimized for peak performance on one target device

Xilinx
- [https://github.com/Xilinx/SDAccel_Examples](https://github.com/Xilinx/SDAccel_Examples)
  - focus on presenting one or few concepts in working example
  - most examples (getting started group) not optimized to fully utilize device
Matrix Multiplication

- \( C = A \times B \)

- Overall data used: \( 3 \times N^2 \)
- Computations (MAC) per element: \( N \)
- Overall computations: \( N^3 \)
- Peak arithmetic intensity: \( N \)
Tutorial Examples for Matrix Multiplication

Intel FPGA
- https://www.intel.com/content/www/us/en/programmable/support/support-resources/design-examples/design-software/opencl/matrix-multiplication.html
- Matrix Multiplication with ND range kernel
  - 64x64 tiles, up to 16x64 MAC operations per cycle

Xilinx
- https://github.com/Xilinx/SDAccel_Examples/tree/master/getting_started/kernel_opt/systolic_array_ocl
- Matrix Multiplication with systolic array
  - integer operations

Tutorial copies
- https://github.com/kenter/OpenCL-FPGA-examples
  - matrix_mult.cl
  - mmult.cl
Intel FPGA matrix_mul
• NDRange kernel

```c
__kernel
__attribute__((reqd_work_group_size(BLOCK_SIZE,BLOCK_SIZE,1)))
__attribute__((num_simd_work_items(SIMD_WORK_ITEMS)))
void matrixMult( // Input and output matrices
```

• Read code inside kernel from perspective of one work item
• IDs are used to determine element positions

```c
// Block index
int block_x = get_group_id(0);
int block_y = get_group_id(1);
```

```c
// Local ID index (offset within a block)
int local_x = get_local_id(0);
int local_y = get_local_id(1);
```

```c
// Compute loop bounds
int a_start = A_width * BLOCK_SIZE * block_y;
int a_end = a_start + A_width - 1;
int b_start = BLOCK_SIZE * block_x;
```
Tiling in Work Groups and Items

- Work item computes result element
- Work group computes result tile

Process inputs per tile

- [https://github.com/kenter/OpenCL-FPGA-examples](https://github.com/kenter/OpenCL-FPGA-examples) -> matrix_mult.cl
  - additional reports in reportIntel
  - Throughput of this design?
Allocation of Local Memory

• Input Tiles

```c
// Local storage for a block of input matrices A and B
__local float A_local[BLOCK_SIZE][BLOCK_SIZE];
__local float B_local[BLOCK_SIZE][BLOCK_SIZE];
```

• Where’s the output tile?

```c
float running_sum = 0.0f;
```

• Only output value work item
• Input tiles are shared in group (__local)
• Output elements are work-item private (still __local memory space)

```c
// Store result in matrix C
C[get_global_id(1) * get_global_size(0) + get_global_id(0)] = running_sum;
```
• Loop over input tiles

```c
for (int a = a_start, b = b_start; a <= a_end; a += BLOCK_SIZE, b += (BLOCK_SIZE * B_width))
{
```

• Note: need to synchronize between work items after loading tiles

• Loop over tile vectors

```c
#pragma unroll
for (int k = 0; k < BLOCK_SIZE; ++k)
{
    running_sum += A_local[local_y][k] * B_local[local_x][k];
}
```

• Fully unrolled: 64 MACs per cycle
• NDRange kernel feature SIMD Work Items (max 16)

```c
__kernel
__attribute__((reqd_work_group_size(BLOCK_SIZE,BLOCK_SIZE,1)))
__attribute__((num_simd_work_items(SIMD_WORK_ITEMS)))
void matrixMult( // Input and output matrices

• Process multiple work items per cycle
• Need more elements of B concurrently
• Local buffer size increased by 16 banks

<table>
<thead>
<tr>
<th>matrix_mult_v1.cl:116 (A_local)</th>
<th>0</th>
<th>0</th>
<th>52</th>
</tr>
</thead>
<tbody>
<tr>
<td>matrix_mult_v1.cl:117 (B_local)</td>
<td>0</td>
<td>0</td>
<td>832</td>
</tr>
</tbody>
</table>

**Details**

<table>
<thead>
<tr>
<th>matrix_mult_v1.cl:117 (B_local):</th>
</tr>
</thead>
<tbody>
<tr>
<td>Requested size</td>
</tr>
<tr>
<td>Implemented size</td>
</tr>
<tr>
<td>Total replication</td>
</tr>
<tr>
<td>Number of banks</td>
</tr>
<tr>
<td>Bank depth</td>
</tr>
</tbody>
</table>
• 64 (unrolled inner loop) x 16 (SIMD work items) MAC operations per cycle
• Balanced resource usage (good fit for Arria 10 GX1150)
  – ~1024 DSPs, ~1350 BRAMs (832 for local B tile)

• Performance considerations, per pair of input tiles
  – calculate 64x64 work items, 16 in parallel -> 64x64/16 = 64x4 = 256 cycles per pair of input tiles
  – need to load 2 tiles à 64x64 floats (eventually store 1 tile à 64x64 floats)
    ▪ 2 x 64x64 x 32 bit = 2 x 128kb per tile
    ▪ have 256 cycles: 2 x 512 bit per cycle – perfect match for memory interface

• Scaling considerations (Stratix 10)
  – higher compute to bandwidth ratio needs larger tiles
  – scaling problems for banked B tiles and registers for work item state
    (running_sum and more)
• Covered concepts
  – Pipelining (different here: NDRange)
  – Unrolling / Vectorization
  – Local Memory
  – Blockwise operations
  – Outer loop pipelining (different here: work groups)
  – Streaming

• Other important concepts
  – Local memory layout
  – Loop coalescing
  – Reductions
  – Shift Registers
  – Latency hiding
Xilinx mmult
• Educational example on technique systolic array
• https://github.com/kenter/OpenCL-FPGA-examples -> mmult.cl
  – additional reports in reportXilinx
  – How many pipelined loops?
• Blockwise processing
  – 2 read blocks, 1 compute block, 1 write back block

INFO: [XOCC 204-61] Pipelining loop 'readA'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 74.
INFO: [XOCC 204-61] Pipelining loop 'readB'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 74.
INFO: [XOCC 204-61] Pipelining loop 'systolic1'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [XOCC 204-61] Pipelining loop 'writeC'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 73.
INFO: [XOCC 60-594] Finished kernel compilation
Array partitioning for parallel access
  - in first dimension
  - in second dimension
  - in all dimensions

```c
int localA[MAX_SIZE][MAX_SIZE] __attribute__((xcl_array_partition(complete, 1)));
int localB[MAX_SIZE][MAX_SIZE] __attribute__((xcl_array_partition(complete, 2)));
int localC[MAX_SIZE][MAX_SIZE] __attribute__((xcl_array_partition(complete, 0)));
```
• Outer loop pipelined

```c
__attribute__((xcl_pipeline_loop(1)))
__attribute__((xcl_loop_tripcount(c_size, c_size)))
systolic1: for(int k = 0; k < a_col; k++) {
    __attribute__((xcl_loop_tripcount(c_size, c_size)))
    systolic2: for(int i = 0; i < MAX_SIZE; i++) {
        __attribute__((xcl_loop_tripcount(c_size, c_size)))
        systolic3: for(int j = 0; j < MAX_SIZE; j++) {
```

• what about the two loops inside?
  – again, code pattern determines further transformations

INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'systolic1'
  (/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/  
gitlab/2019-date-tutorial/examples/device/mmult.cl:151) in function  
'mmult' for pipelining.
• 2D loop unrolling
  – simple form of systolic array

```c
__attribute__((xcl_pipeline_loop(1)))
__attribute__((xcl_loop_tripcount(c_size, c_size)))
systolic1: for(int k = 0; k < a_col; k++) {
  __attribute__((xcl_loop_tripcount(c_size, c_size)))
  systolic2: for(int i = 0; i < MAX_SIZE; i++) {
    __attribute__((xcl_loop_tripcount(c_size, c_size)))
    systolic3: for(int j = 0; j < MAX_SIZE; j++) {
```

Xilinx mmult.cl Snippets (3)
• code inside loop
  - PEs get data directly from input array

```c
// Get previous sum
int last = (k==0) ? 0 : localC[i][j];

// Update current sum
// Handle boundary conditions
int a_val = (i < a_row && k < a_col)? localA[i][k] : 0;
int b_val = (k < b_row && j < b_col)? localB[k][j] : 0;
int result = last + a_val*b_val;

// Write back results
localC[i][j] = result;
```

accumulation in 1 cycle required
Xilinx mmult.cl Results + Limitations

- Given example with $12 \times 12 = 144$ parallel operations

<table>
<thead>
<tr>
<th>Area Information</th>
</tr>
</thead>
<tbody>
<tr>
<td>Compute Unit</td>
</tr>
<tr>
<td>mmult_1</td>
</tr>
</tbody>
</table>

- Single cycle accumulation not possible for floating point

INFO: [XOCC 204-61] Pipelining loop 'readA'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 74.
INFO: [XOCC 204-61] Pipelining loop 'readB'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 74.
INFO: [XOCC 204-61] Pipelining loop 'systolic1'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 23. **(Highlighted)**
INFO: [XOCC 204-61] Pipelining loop 'writeC'.
INFO: [XOCC 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 73.

- Need to accumulate into several registers (~latency) and later sum up
• Covered concepts
  - Pipelining
  - Unrolling / Vectorization (different here: systolic array, unrolling in 2 dimensions)
  - Local Memory
  - Blockwise operations
  - Outer loop pipelining
  - Streaming

• Other important concepts
  - Local memory layout
  - Loop coalescing
  - Reductions
  - Shift Registers
  - Latency hiding
Success Stories
Complex Design Examples
• FDTD stencil solver for Maxwell equations
  – regular 2D grid
  – acceleration with FPGAs
  – generalization of OpenCL design for Xilinx and Intel FPGA compilers

• Discontinuous Galerkin solver for Maxwell equations
  – regular operations on unstructured grids
  – acceleration mit FPGAs
  – generalization in domain specific language (DSL) and compiler

Thank you!

Questions?